Question about the litex stuff: It looks like CSRs are expanded so that each 8-bit offset is a 32-bit address. What's the reason for that?
E.g. a Signal(32) that gets placed at offset 0x10000000 requires an 8-bit Wishbone write at 0x10000000, 0x10000004, 0x10000008, and 0x1000000c, rather than a single 32-bit write at 0x10000000.
Relatedly: When is the register actually updated? Is it when the high byte is written?
Elwell joined the channel
Kripton has quit
Kripton joined the channel
Also relatedly: I've managed to figure out the etherbone packet format, and have an adapter now to enable riscv64-unknown-elf-gdb to talk to the soft core. Breakpoints don't work yet, though...
rohitksingh_wor1 joined the channel
rohitksingh_work has quit
Elwell joined the channel
rohitksingh_wor1 has quit
CarlFK joined the channel
Sigyn joined the channel
Kripton has quit
Kripton joined the channel
CarlFK joined the channel
futarisIRCcloud joined the channel
futarisIRCcloud
xobs: I'd ping florent, and ask him directly about the 8-bit offset stuff on Wishbone.